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Abstract 
Power consumption is a key issue especially for the edge 
devices/units in an IoT system. Lowering operation 
voltage is an effective way to reduce power. As the 
overdrive voltage, Vg-Vth, becomes smaller, the device 
is more vulnerable to threshold voltage jitters. One  
source for the jitter is Random Telegraph Noises (RTN), 
which cause a fluctuation in both drain current, ΔId, and 
threshold voltage, ΔVth. Early works on RTN were 
focused on measuring ΔId and then evaluate ΔVth from 
ΔId/gm, where gm is transconductance. The accuracy of 
ΔVth obtained in this way is not known. The objective of 
this work is to assess its accuracy by comparing it with 
the ΔVth directly measured from pulse Id-Vg. It will be 
shown that the correlation between these two is poor, so 
that ΔVth must not be evaluated from ΔId/gm. This is 
caused by the device-specific localized current 
distribution near the threshold.              
 
1. Introduction  
 
The instabilities of modern MOSFETs have a number of 
sources: bias temperature instabilities (BTI) [1-7], hot 
carrier ageing (HCA) [8-10], and random telegraph noise 
[11-17]. To increase the instabilities and make them 
measurable, it is a common practice to use 
voltage-acceleration [1-10]. This works well for both 
BTI and HCA and the threshold voltage shift, ΔVth, has 
been reliably measured at pre-specified time by the 
measure-stress-measure (MSM) technique [1-10].     
The MSM technique, however, is inapplicable for the 
RTN-induced jitter in Vth because of two reasons. First, 
RTN is dominated by traps near the Fermi-level at the 
dielectric/substrate interface Ef, as shown in Fig. 1a. 
Although Fig. 1b shows that there are more traps at high 
|Vg|, Vg-acceleration shifts Ef, so that RTN would be 
dominated by a different group of traps under 
Vg-acceleration. Second, the charging-discharging of 
traps responsible for RTN is highly dynamic in nature. 
At a pre-specified time, they can be neutral and would be 
missed if the MSM technique is used. 
Because of these difficulties, early works [12,13] focus 
on measuring the fluctuation in drain current, ΔId, under 
a fixed Vg. This on-the-fly (OTF) ΔId is then converted 
to ΔVth by dividing the transconductance, gm. The 
accuracy of this ΔVth-OTF is not clear, as it was not 
compared with the real ΔVth measured at Vg=Vth. The 
objective of this work is to assess the accuracy of 
ΔVth-OTF and analyse the source of discrepancies 
between the ΔVth-OTF and the real ΔVth.    .     
 
2. Devices and experiments  
 
The devices were fabricated by a 28 nm CMOS process 
with channel length and width of 27 nm and 90 nm, 
respectively. The high-k dielectric stack has an 
equivalent oxide thickness of 1.2 nm and metal gate. To 
minimize the trap discharge, pulse Id-Vg (p-IV) was 
taken and the measurement time is 3 µs. Vth was 
evaluated by using the maximum gm (Max-gm) method. 
The ΔVth-OTF was evaluated from the ΔId/gm at |Vg|= 
1 V. The temperature is 125 oC.         
 
Fig. 1. (a) RTN is dominated by traps near to Ef at the 
interface. Vg-acceleration shifts Ef and changes the traps 
probed by RTN. (b) More traps under higher |Vg| result 
in higher ΔVth. 
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3.  Results and discussions 
 
We start with a large device of 1 × 3 µm, where the 
device-to-device variation is insignificant. The two p-IVs 
before and after charging are given in Fig. 2a and the 
ΔVth evaluated from their differences at constant Id is 
plotted in Fig. 2b. The ΔVth-OTF and the ΔVth-Max-gm 
are shown by the two dashed lines. The ΔVth-OTF 
agrees well with the ΔVth when Vg is close to -1 V in 
the region ‘A’, while the ΔVth-Max-gm agrees with the 
ΔVth when Vg is close to the Vth of -0.45 V in the 
region ‘B’.  
Fig. 2. (a) The pulse IVs before and after charging of a 
large device (1 × 3 µm). (b) ΔVth evaluated from 
constant Id under different Vg. The top dashed line is 
ΔVth-OTF evaluated from ΔId/gm at Vdd=-1 V. The 
bottom dashed line is ΔVth extracted from the max-gm. 
 
ΔVth-OTF is twice of ΔVth-Max-gm in Fig. 2b. As a 
result, ΔVth-OTF should not be used as a substitute for 
the real ΔVth. For SRAM, MOSFETs operate close to 
Vth near the trip-point and the ΔVth affects its noise 
margin [14,16]. For digital circuits, MOSFETs go 
through Vth during the switching and an increase of 
|Vth| causes delay. As a result, it is important to analyse 
the sources of the discrepancies between ΔVth-OTF and 
ΔVth-Max-gm. One source is the mobility degradation, 
which was neglected in evaluating ΔVth-OTF. In the 
following, we will use nano-scale devices to show that 
the current distribution also contributes to the 
discrepancies. 
Unlike large devices, RTN causes a substantial 
fluctuation in Id, as shown in Fig. 3a. As mentioned 
earlier, if the p-IV was taken at pre-specified time, some 
traps are neutral and will be missed and one example is 
given in Fig. 3b. To ensure capturing the trapped charges, 
the trigger level of the oscilloscope must be adjusted so 
that it only triggers when the traps are charged, as shown 
in Fig. 3a. The inset of Fig. 3b illustrates that this 
method improves the measurement accuracy 
substantially.  
 
Fig. 3. (a) The p-IV trigger level is set to capture the 
trapped charges. (b) A comparison between the 
p-IV(trigger-when-charged) (green line) with the 
p-IV(trigger-at-pre-specified-time) (dashed red line). 
 
Figs. 4a-c show the results from three different devices. 
The device-to-device variation (DDV) is substantial. In 
Fig. 4a, the ΔVth-OTF at Vg= -1 V is ~4 times of the 
ΔVth at Vg=Vth=-0.45 V, so that the discrepancy is 
much larger than that of large devices in Fig. 2b. Fig. 4b 
shows that ΔVth saturates as |Vg| increases, in contrast 
with the monotonic increase in Fig. 2b. Moreover, Fig. 
4c shows that ΔVth turns around: it increases initially 
and then decreases for higher |Vg|. This turn-around 
behaviour cannot be explained by charge-induced 
mobility degradation and other mechanisms must be 
involved. 
It has been reported that the current path near to Vth is 
localized, but becomes more evenly distributed as 
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|Vg-Vth| increases. The impact of a charged trap on Vth 
depends on the current density beneath it: the higher the 
current density, the larger the impact [17,18]. As 
illustrated in Fig. 5, the trap for Fig. 4a is away from the 
localized current path at Vth. As |Vg-Vth| increases, a 
more evenly distributed current increases the relative 
local current density, so that the ΔVth increases in Fig. 
4a. For Fig. 4c, the trap can be above the localized 
current path at Vth. As |Vg-Vth| increases, the initial rise 
is caused by increased mobility degradation and the 
subsequent decrease is caused by the relative reduction 
of current density under this trap, as the distribution 
spreads. The result of large device in Fig. 2b is the 
average results of small devices. Under Vth, localization 
of current path leads to many traps being away from it, 
so that the impact on ΔVth is low. As |Vg-Vth| increases, 
the effect of these traps increases, contributing the higher 
ΔVth for higher |Vg-Vth|.    
 
Fig. 4. The dependence of ΔVth on sensing Vg for three 
nano-scale devices. (a) ΔVth increases with |Vg|. (b) 
ΔVth saturates. (c) ΔVth turns around. 
 
 
 
 
Fig. 5. The localized current path at Vg=Vth. The trap in 
Fig. 4a is away from the path, while the trap in Fig. 4c is 
above it. 
 
The correlation between the ΔVth-Max-gm and 
ΔId/Id-OTF is given in Fig. 6. The poor correlation 
between them confirms that ΔId/Id-OTF should not be 
used to evaluate the ΔVth. 
Fig. 7 shows that the ΔId/Id against measurement time. 
Longer time allows slower traps to respond, leading to 
higher up-envelope (UE). The DDV of ΔId/Id and ΔVth 
are given in Figs. 8a&b, respectively and both of them 
are substantial. Figs. 9a&b show that the statistical 
distribution follows the defect-centric model well [19]. 
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Fig. 6. The poor correlation ΔId/gm and the 
ΔVth-Max-gm. [17] 
 
Fig. 7. Larger time window captures slower traps, 
leading to higher up-envelope (UE). 
 
4. Conclusions 
 
ΔVth-OTF measured under Vdd is compared with the 
real ΔVth extracted by maximum-gm method. On 
average the former is twice of the latter. This 
discrepancy is caused not only by the increased mobility 
degradation for higher |Vg-Vth|, but also caused by a 
more evenly distributed current. The RTN-induced 
device-to-device variations follow the defect-centric 
model for both ΔId/Id and ΔVth. There is a poor 
correlation between ΔId/Id-OTF and ΔVth.   
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Fig. 8. The device-to-device variations of (a) ΔId/Id-OTF 
and (b) ΔVth-Max-gm. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 9. The statistical distribution follows Defect-centric 
model (Lines) (a) ΔVth-Max-gm and (b) ΔId/Id-OTF. 
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